LGA80D series dual o/p non-isolated 80 a digital dc/dc converter total current: 80 a (single) 40 a (dual) input voltage: 7.5 - 14 vdc variable output: 0.6 - 5.2 v special features ? two-phase design ? dual or single output confguration possible ? high effciency up to 95.5% ? small size 1 x 0.5 x 0.48 (lxwxh) ? supports pmbus ? no minimum load requirement ? wide operating temperature range ? exceptional power density ? automatic loop compensation ? excellent transient response ? analog or digital control ? ipc9592b compliant ? tape and reel packaging ? refow compatible ? possible to stack up to 8 phases for 320 a ? two year warranty (consult factory for extended terms) safety ? designed to meet en60950-1 electrical specifcations input input voltage range 7.5 -14 vdc max input current @ 7.5 v 33 a input capacitor (internal) 120 f environmental and general information operating ambient temperature -40 c to +85 c storage temperature -40 c to +125 c switching frequency (rsync = 23.7 kohm) 457 khz typical (can be confgured) cmtbf telcordia sr-332, issue 3, method 1 case 1 50 mhours protection overcurrent protection refer to application note for detail overvoltage protection 110% vo nominal overtemperature protection (controller temperature) 120 c nominal output* independent output 1 and 2 0.6 v to 1 v 1.8 v 2.5 v 3.3 v 5 v 40 a 35 a 32.5 a 30 a 20 a combined output 1 and 2 0.6 v to 1 v 1.8 v 2.5 v 3.3 v 5 v 80 a 70 a 65 a 60 a 40 a effciency at 11 vin and 25 c 1 v @ 80 a 1.8 v @ 70 a 2.5 v @ 65 a 3.3 v @ 60 a 5 v @ 40 a 89.9% typical 93% typical 94.5% typical 95% typical 95.5% typical max output power (watts) 200 w *output @ vin = 12 v, ta = 25 c, unless otherwise noted data sheet power
ordering information model number input voltage output voltage set point output current efficiency LGA80D-00dadjj 7.5 - 14 vdc see table 80 a max see table electrical specifcations (continued) parameter conditions min nom max line regulation 0.6 ~ 1.0 v 1.0 ~ 5.0 v measured at remote sense 2 mv 0.2% load regulation 0.6 ~ 1.0 v 1.0 ~ 5.0 v measured at remote sense 5 mv 0.5% output capacitor per output (external minimum) 2 x 220 f / 6.3 v polymer tan caps (6tpf220m5l or equivalent 3 x 100 f / 6.3 v ceramic caps 740 f ripple and noise (with minimum caps) 5 hz to 20 mhz 0.6 to 1.8 v 2.5 v to 3.3 v 5.0 v one module one output 15 mv 25 mv 40 mv ripple and noise (with minimum caps) 5 hz to 20 mhz 0.6 to 1.8 v 2.5 v to 3.3 v 5.0 v one module two outputs 18 mv 35 mv 50 mv block diagram - one module one output LGA80D series data sheet
block diagram - one module two outputs block diagram - two modules one output LGA80D series data sheet
vout & address settings vout setting rvtrim (k) vout (v) low 1 open 1.2 high 0.9 10 0.6 11 0.65 12.1 0.7 13.3 0.75 14.7 0.8 16.2 0.85 17.8 0.9 19.6 0.95 21.5 1 23.7 1.05 26.1 1.1 28.7 1.15 31.6 1.2 34.8 1.25 38.3 1.3 42.2 1.4 46.4 1.5 51.1 1.6 56.2 1.7 61.9 1.8 68.1 1.9 75 2 82.5 2.1 90.9 2.2 100 2.3 110 2.5 121 2.8 133 3 147 3.3 162 4 178 5 address setting raddr (k) smbus address low 40h open 42h 10 41h 11 43h 12.1 44h 13.3 45h 14.7 46h 16.2 47h 17.8 48h 19.6 49h 21.5 4ah 23.7 4bh 26.1 4ch 28.7 4dh 31.6 4eh 34.8 4fh 42.2 51h 46.4 52h 51.1 53h 56.2 54h 61.9 55h 68.1 56h 75 57h 82.5 58h 90.9 59h 100 5ah 110 5bh 121 5ch 133 5dh 147 5eh 162 5fh 178 60h LGA80D series data sheet
mechanical drawings pin assignments single output pin # function 1 vin 2 gnd 3 pg1 4 pg2 5 en1 6 en2 7 sync 8 share 9 addr 10 scl 11 sda 12 salert 13 sgnd 14 ascrcfg 15 cfg 16 vtrim1 17 vs1+ 18 vs1- 19 vtrim2 20 vs2- 21 vs2+ 22 vo1 23 vo1 24 gnd 25 vo2 26 vo2 27 gnd 28 vin recommended pad layout (footprint) notes: dimensions are in millimeters and (inches) tolerance: x.x mm 0.5 mm (x.xx in. 0.02 in.) x.xx mm 0.25 mm (x.xxx in. 0.010 in.) 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 0.65 (2x) 3.50 6.15 7.95 9.75 11.55 13.35 15.15 16.95 18.75 20.55 22.35 0.35 3.25 6.50 9.75 13.00 15.65 17.40 19.15 20.90 22.65 21.50 (4x) 2.10 (9x) 2.90 (9x) 3.30 6.80 10.10 1.80 (19x) 1.10 (19x) 2.35 4.15 5.95 7.75 LGA80D series data sheet
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 2.30 (9x) 2.14 3.50 6.15 7.95 9.75 11.55 13.35 15.15 16.95 0.65 (2x) 1.60 (9x) 0.35 3.25 6.50 9.75 13.00 15.65 17.40 19.15 20.90 22.65 18.75 20.55 21.50 (4x) 22.35 1.50 (19x) 0.80 (19x) 3.30 1.30 (12x) 6.80 2.35 4.15 5.95 7.75 10.10 (10x) LGA80D series ds 22nov2016 mechanical drawings footprint drawing of metal pins (bottom view) notes: dimensions are in millimeters and (inches) tolerance: x.x mm 0.5 mm (x.xx in. 0.02 in.) x.xx mm 0.25 mm (x.xxx in. 0.010 in.) top view side view 0.13 (0.005") 12.20 (0.48") 1.60 (0.063") LGA80D series data sheet worldwide offices americas 2900 s.diablo way tempe, az 85282 usa +1 888 412 7832 europe (uk) waterfront business park merry hill, dudley west midlands, dy5 1lx united kingdom +44 (0) 1384 842 211 asia (hk) 14/f, lu plaza 2 wing yip street kwun tong, kowloon hong kong +852 2176 3333 for more information: www.artesyn.com/power for support: productsupport.ep@artesyn.com www.artesyn.com artesyn embedded technologies, artesyn and the artesyn embedded technologies logo are trademarks and service marks of artesyn embedded technologies, inc. all other names and logos referred to are trade names, trademarks, or registered trademarks of their respective owners. ? 2016 artesyn embedded technologies, inc. all rights reserved. for full legal terms and conditions, please visit www.artesyn.com/legal.
|
